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I. INTRODUCTION
An input filter is often required between a switching regulator
and its power source. The filter serves to 1) prevent the regulator
switching current from being reflected back into the source, and
2) to isolate the source voltage transients so as not to degrade the
r
performance of switching regulators downstream. Thus the kilter is
required to provide high attenuation at the switching frequency and
sufficient damping, against line disturbances. Unfortunately there
exists a complex interaction between the input filter, the output
r
p filter and the control loop 2,3,x, a1 which can result in loop instabi-
lity, degradation of transient response and of the audiosusceptibility
characteristic; this makes the input filter design more difficult.
Tn this report the problems caused by the :interaction between the
input filter., output filter, and the control loop are .first discussed.
The input filter design is made more complicated because of the need to
avoid performance degradation and also stay within the weight and loss
limitations, Conventio nal ;Input filt(ar design techniques are discussed
next. The concept of pole zero cancellation developed earlier [E) is
reviewed next; this concept is the basis for an approach to control the
peaking of the output impedance of the input filter and thus mitigate
some of the problems caused by the input filter. The proposed approach
to control the peaking of the output impedance of the input filter is to
^p
use a feedforward loop working in conjunction with the feedback loops
already developed [6) , thus forming a total state control scheme. The
design of the ,feedfoxward Loop for a buck regulator proceeded in three
l
- 1 ^
i,
- 2 -
steps which are presented next. The report ends with a possible
implementation of the feedforward loop design.
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II. INPUT FTLTHR RELATED PROBLINS
I"
A buck type switching regulator, with a single otege input filter
is shown In Fig. 2.3. Tile switching regulator has been shown to
have a nonlinear negative resistance, Fig. 2,2, 151. Tile Input
current I r to the switching regulator is related nonlinearly to the
input voltage e and the input resi,'^ ln(, e L di r = 1
r	
t'	 Under certain
conditions the input filter-switching regulator combination cart
become a negative resistance oscillator, producing large amplitude
voltage excursions across capacitor Cl, When this happens serious
degradation of regulator perforimince c ,otild occur, [31, including
loss of stability.
Tile effect of the input filter is more clearly seen using a small
signal model.
The averaging technique [1) can be used to relate the low fre-
quency modulation component of tile source voltage and control signal to
the corresponding frequency components of the converter output voltage.
Using the continuous inductor current buck regulator with input filter
of Fig. 2.1, as an example, a small signal model using the dual-input
describing function	 can be developed, as shown in Fig. 2.3, [21,
In this model the effect of the input filter is characterized by the
following two parameters: the forward transfer characteristic of the
input filter H(s) and the output impedance of the Input filter Z(s).
In Fig. 2.1 the output filter is made up of R Z , L, 
RC and C, R L is the
load resistance, D is the steady stain,  duty cycle ratio D - T on 
Isr,
- 3 -
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Fig. 2.1. Buck Converter with an input filter.
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V1 and I1 are the steady state regulator Input voltage and current
respectively, and the lower case letters with a caret above them denote
modulation signals.
The small signal model of rig. 	 2,3 can be. used to illustrate the
complex interaction between the input filter, output filter and the
control loop and the problems caused by tile interaction,	 (2).
2.1	 Input filter Interaction -- Loop StnUlity and Transient
The Rtability of a switching regulator can be examined by the open
loop gain G T (s):
0 (s)	 F WIT,	Wrl (S)F^10)	 (2-1)T	 C p	 E
A
where F (s)F (s) is the duty cycle-to-output describing function v^
	 d,
c	 p	 0
and F(s)'V 0	 ri) a e the transfer functions of the error processor andE 
pulse modulator respectively. 	 Tile peaking of the output impedance of
the inpu t filter Z(s) has the followin g effects:
I.	 The duty-cycle power stig,e ga-In V	 Includon tho output
impedance Z(s)
P C (s)	 V 1	 Z(s)T T or	 (2-2)
F	 (s)	 11C 7,(s) (2-3)
T
VT
The first term in the brackets	 is the negative input impedance of the
T
regulator.	 At the input filter resonant frequency, Z(s) reaches a peak
t
value and if this value is large enough the result could be a reduction
in loop gain or even worse a negative duty cycle power, stage gain R C (s).
Reduction in loop gain could lead to loop instability, whereas a
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negative F
c
(s) together with the negative feedback loop will result
in a positive feedback unstable system.
2.	 The power stage transfer function F (8) Includes the Output
p
impedance Z(s) -
[RC + 1/sC]//RL
W
here	 (2-4)
p	 +D2z(s)	 Zi(S)
z (s) - R	 + sL + [R	 +	 (2-5)
- input impedance of the regulator,
Excessive Z(s) at the input filter resonant frequency can significantly
reduce F (s), and thus the loop gain.
Figures 2.4(a) and 2.4(b),	 [2), illustrate the effect of peaking
of Z(s) on the duty cycle-to-output transfer function V,(S) Fp (s) if
an improperly designed input filter is employed.	 AL the input filter
resonant frequency the peaking of the output impedance Z(s) causes a
sharp change in the gain and plinse of the duty cycle-to-output transfer
function.	 This results in loop instability and dej, radaLlon of translent,
response from a presumably well damped system to an oscillatory one;
control of the peaking effect of the output impedance Z(s) is necessary
to avoid these problems.
2.2	 Input filter Interaction - Audiosuscuptibility and Output Imp(sdance
The audiosuseeptibility is defined as the closed loop input-to-
output transfer function CA (s); this transfer function indicates how a
small audio frequency disturbance on the input voltage affects the
regulated output voltage.
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v (R)	 WV (a)0	 p
G (a) -	 (2-6)A	 1 +F	 Vp(is ) F 1, FM	 I ^G' (8C
where F (a) * DH(a) * input voltage gain of the power ataget G.(s) and
thus the audiosuscaptibility are affected by the resonant peaking of the
output impedance Z(o) and of the forward transfer functlon of the input
Ifilter with the regu3ator disconnecLcd 11(a), because F I (a) is a function
of 11(s) whereas FC (s) and F p (a) are functions of Z(s). The reduction of
loop gain at the resonant frequency can thus severely degrade the audio-
susceptibility, Fig. 2.5 0 [21, illUStV41tOB tile audiosoacc-ptibility of the
Muck regulator with and without an input filter,
The output impedance of the buck regulator is affected at the resonant
frequency.	 The output Impedance should be low but at resonance tile
reduction in loop gain causes an increase In the output Impedance.
Control of the peaking of Z(a) and 11(s) is thus necessary to avoid
serious degradation of nudiosusceptibility at the resonant frequency. It
is also seen that the reduction in loop gain affects not only stability but
also audiosusceptibility, output Impodance and transient responses
A buck type switching regulator with a two stage Input filter Is
shown in Fig. 2.6. Fig. 2,7, [2], shows the measured values of open loop
gain and phase as a function of the frequency. Significant changes in the
open loop gain and phase characteristics at the resonant frequenciao of
both the first stage and the second stage of the input filter are observed,
121. Thus it is seen that the peaking of the output impedance at resonant
frequency of the two stage input filter can also cause serious performance
degradation.
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Fig. 2.6. Buck type switching regulator wiLb a two stagu input filter.
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III.	 CONVENTIONAL INPUT FILTER DESIUN TECHNIQUES
The design of the input filter is constrained by the following
requirements
1) The amount of regulator switching current reflected back into the
source should be limited (conducted Interference requirement).
2) The peaking of the output impedance of the Input filter 7(s)
should be limited to a safe value to avoid loop instability.
3) Tile peaking of the transfer function of the input filter 14(s)
should be limited, whi r 	 H(m) is designed to satisfy the conducted
interference requirement,
4) The input filter weight and energy loss are limited.
5) The Nyquist stability criterion has to be satisfied,,
	thus the closed
loop poles should be in the left half plane for stable operation
I l + P (s)F	 (s)F 09)]?rJ (s)C	 E > 0p
6) 'flee: 	 lapuL-Lo-ouLpuL transfer charuaLerisLic
(audiosusceptibility) should not be dt^graded by a noticeable amount.
The input filter design is made more complIcated by the necessity of
avoiding performance degradaLlon and SLI11 8Lay within the weight and loss
limitations. An input filter desigil that limits performance degradation
(degradation of stability, transient response and audiosusceptibility)
often penalizes the input filter weight and loss. A satisfactory input
filter design thus trades off one or more of the performance degradations
for size, weight or loss.
Some of the conventional design techniques are presented.
.k
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3.1 The single stage input filter
The single stage input filter can be designed to avoid performance
degradation -- but this would result in larger filter L I and Cl , thus
resulting in weight and size increase. The filter of Fig. 3.1(a), [31,
is simple and commonly used but it cannot often satisfy the stringent
requirement on audiosuseeptibility. Resonant peaking of the filter of
Fig. 3.1(b), [3], is lowered by adding resistance R ) but this lowers
efficiency because the pulse current flowing through C l
 
increases
losses. Another design uses a resistance R in parallel across Cl , (5),
but this results In a large Cl.
The design of a single stage input filter, thus is not possible
without trade off between performance degradations and the weight and
loss limitations.
3.2 Separation of the input and output filter resonant frequencies
The degradation of the power stage transfer function F 
p 
(s) due to
peaking of Z(s) can be avoided if there is sufficient separation of the
input filter resonance frequency w 	 :and the output filter
T
^
IV 11C,
resonant frequency 0 - L-- , [2,4,51.	 Fig. 3.2, (2,4,51, shows
)71, C
three possible combinations, of w 1 and wo * F P (s) is related to both Z(s)
and the input impedance of the regulator z i (s) thus
F	
[R 
c 
+ 1/sC]//RL	 (3-1)
p
( S ) = 
D 2 c
 + Z i(s)
where	 Z i (s) = R k
, 
+ sL + [R 
C + 
1/scl//RT, 	(3-2)
= input impedance of the regulator.
Z(s) and Z i (s) peak at the frequencies w I and w0 respecti,^ely. If the two
.. 13 ..
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resonance frequencies are the same as in Fig. 3-2(a) then bath 2(s) and
Zi (s) peak at the same frequency and th +,s at that frequency the transfer
function Fp (s) would be affected, i.e. reduced, to the maximum possible
extent. Shifting the two frequencies w C and wi apart as shown in Figs.
3.2(b) and (c) will result in reducing the effect of peaking on Fp(s).
Reducing w  would result in increasing the size of the input filter, thus
possibly violating the weight limitation. A high value of w  is desirable
from the point of view of weight and size reduction but this results in
performance degradation -- from Fig. 2.4 it is clear that the gain of the
duty cycle-to-output transfer function F C (s)Fp (s) degreases with increasing
frequency and thus the effect of peaking of Z(s) on the fain of FC(s)Fp(s)
would be more pronounced if Z(s) peaks at a higher wl . The reduction of
the loop gain at higher input filter resonant frequency w  often results
in poor audiosusceptibility, oscillatory transient response or even an
unstable system. The choice of w  thus involves .a trade off.
3.3 The two stage input filter
A two-stage input filter configuration has been described, [2,3] and
is shown in Fig. 3.3. The first stage consisting of Li , Ci , R3 and R 
controls the resonant peaking of the filter. The second stage consisting
t	 of L 2 , C2 suprli.es most of the pulse current required by the regulator.
As shown in the literature, (2), the two stage input filter is capable of
reducing H(s) and Z(s) at resonant frequency without significantly in-
creasing weight and loss, unlike the single-stage input filter. Computer
optimization techuti,ques have been utilized to optimally design two-stage
filters. It has been shown that the two-.,,_-..ge filter is much lighter
than its single-stage counterpart under :identical design constraints.
F
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M
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Fig. 3.3. `two-s t agu 1upuL filter.
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Also it has been shown that for the same filter weight the Angle stage
filter has a significantly higher peaking of H(s) and Z(a). Fig. 3.4
shows the gain and phase of the duty cycle-to-output describing function
of a power stage with a two stage input filter, f2j. Fig. 2.4 shows the
gain and phase of the duty cycle-to-outpoc describing function of 41
power stage with a single-stage input filter, and the two-stnge filter
of Fig. 3.4 was designed to have the same weight as the single-stage
input filter of Fig. 2.4. Comparing the two figures the improvement in
performance regarding the duty cycle-to-output transfer function is
dramatic and obvious.
It can therefore be concluded that Lira two-noge filter provides
We best compromise among the conflicting roquiremonts of an input filter.
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r	 IV. CONCEPT OF POLI ,',-Zr.RO CANCELLATION
A two loop adaptive feedback control implementation was developed
earlier,	 [6).	 Fig. 4.1,	 [6), shows a two-loop controlled switching
buck regulator.
	
The de loop senses the converter output voltage and
compares it with the reference voltage to generate .-I de error signal
for voltage regulation.	 The ac loop svn:j(-,s the tic voltage across
the output filter inductor to generate fin ac signal,	 Both ac and dc
► signals *re processed through an operational amplifier summing junction
to provide a total error signal at the output of the operational
amplifier integrator.	 It is apparent that the error signal at the
output of the integrator contains information regarding the output
filter state variables -- the inductor current and th( , capacitor
voltage.	 It was shown,	 (61 ,	 thnt the feedback control loops when
properly designed can provide complex zeros to cancel completely the
complex poles presented by the low-pass Output fIlLer Of the Power
stage.	 It was also shown that the feedback control loop has the
ability to sense filter parameter changes and nutomatfca Ily provide
ti
pole-zero cancellation.
	
To examine the adaptive; naturo of the control
loops the open loop regulator transfer function GT (S) is used
G(S) . LLIiL)T	 SP(.iW)
where K is a constant determined by the power, stage and control loop
parameters and
(4-1)
Z(jw) = I + j2e1 W/wnl
- w2/2ill
P(jw) = I + j2e 2 WN n2 - w 2 /W 
2
n2
(4-2)
(4-3)
- 17 -
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P(jw) has complex pokes corresponding to the output filter and Z(9w)
has complex zeros produced by the two loop feedback control.
wnl " /MC'	 (4-4)
wn2 (4-5)
el = Wnl T I 	(4-6)
e2	 w22 (^ + RCC + lt^C)	 (4°7)
tt	
N 4
	
(4 8)
RY
Tz = (RY + R5 C2 +
	
	
(4-9)
L
- (Rl/R2 ) + R3] 
—
't -,. )	 (4-10)
2
L, C, R  and RC form the output filtcr its in Fig. 4.1. The control
parameters can be chosen such that
wn n2	 (4-11)
el	 e2	 (4-12)
thus resulting in
11 (j
	 s Z Q w)	 (4-13)
and
	 G^,(s) = S
	
(4 -14)
The open loop transfer .function is of fIrsL order and Is completely
independent of output filter parameters. The adaptive nature of the
control loop is apparent from the fact that the complex zeros imitate
r.
- 19
I	
- 20 -
the change In the complex polon due to eompotiont tolornnee t aginp, or
temperature variationa, thus preserving the pole-zero cancellation.
This concept of pole-zero cancellation of the output filter
characteristics is used to investigate the pole-zero cancellation of
the input filter characterISUVO aS Well.
p.
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V. MODELING OF THE POWER STAGE WITH INPUT FILTER
The first step in the design and analysis or the feedforward loop
is to develop the small signal model. of the power stage with input
filter for the buck-boost, buck and boost type of switching regulators,
ut ►lng the averaging te6nique, [1]. The modeling Is carried Out III the
continuousus conduction operating mode, in which the inductor current is
always nonzero. This mode is the prevalent operating mode for most
de-de converters. The discontinuous conduction operating mode in which
the inductor current is zero for some time during the cycle occurs at
light loads and is seldom used as the intended design at full load.
The modeling is carried out in the following steps -
1) State space equation formulation (luring TON and T OF14
2) State space averaging and perturbation.
3) Linearization and derivation of the small signal equations and the
small, signal equivalent circuit and state space model.
5.1 13%t(-k-boost converter small signal modc.1 derivation
Tile buck-boost converter is shown in Fig. 5.1. During TON ,
 
the
switch S is on and the circuit is as shown in Fig. 5.2
The equations descrilAilp, the' circuit are
NP
i = 7 ^	 ^ = flint 
in 
core
p	
1)
di 
Ll 
i 
Ll (-R	 Z ) + RC_l LP 	 _VC I + _V1	 (5-2)dt	 Ll	 Li	 C1	 Ll L
P	
Ll	 Ll
g ± . _VC I + ! _Cl i - J- 
(RCl 
RP )	 (5-3)dt	 N 
P	
N 
P 
Li 11 
P	
1
- ZI
 --
fyj
Ajd
> gL
v o
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dvC1	
^L—,	 N'ps
d 	 C1	 C11,
(5-4)
p
dv 
a
	
-VC
dt	 C (RL+RC)
Lv^ Lv
ReRL
During TOFF the switch 8 is off and the circuit is as shown in Pig.	 5.3
The equations describing the circuit tire
N
S
(J-7)
fi
di 
Ll	 i Ll	 V1, 1
dt	 —Lj7 	 RCj) -
VT
+
1Y	
+ RJ^, + R(,Rj)"^ H v
dt	 1,.,,	 4: 1 N
dv 
Cl	
IL
dv 
0	
N'S R1, f^	 V C
'CL (R + R	 CMR^+S	 C	 L	 L
(5-11)
it 
CC	
RCIt N.^,p
v	 ON --- +	
(R	 110	 R 
C 
+ RL	 11 
S	 C
+ 
T,
(5-12)
The following vectors are defined
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Ll
'a W [V
X
'Cl y Im (V 01 
v
resultinS in the following state space equations
TON v
A,	 + BI ^:k A 2
	
+ 13 2
Cox C 2
whero
(RL, + RCI ) R( 1  N- 
X 0
Ll 11KI, T A
R 
Cl -(R C1 +11 P) 1 0
NAl
-NJ)
Cl. vi-,; 0
0 0 0	 -1C(RTC +RC ) 
(RL, + R Cl) -10 0
Ll
-RL
0
A2
L
"
0
N (RC
 
+ it L)
C1 0 0	 0
N`?^, -10
(11	 + R
C	 1.
C(R +R
C	 T,
B, JT (5-17)
- 2 5 --
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i
Lcl = 0	 0	 0
RC R
(-a 9>
` *RCRLNS	 RL
c2 	 °	 0LS (R0 +R 11 )	 RC+111 (5^^0}
RSRC +R rRL +RCRL
R
Rc +I
(S-2l)
The state space averaged model over the ent:ir p period T is
X	 [dAI + VA2 ]	 + [dB I + d'B 2 1 a (5-22)
v - (dCl +d 1 C	 x
T 
ON
where
	 d - duty cycle ratio	 ,
ON	 Op j^
(5-22)
d'	 ..d
(5-23)
T	 r TON + TOFF
The state space averaged model is perturbed thus -
d	 U + d
A
d' = n' —d
u — u + U (5-24)
=x+
a	 x=x+
f	 Assuming that the perturbation is small
R
D<< 1,	 << l
	 etc. Leads to the following small signal
linearized model
i
Y	
S
ORIGINAL
OF POOR QUIAL
[DAB + WAL,	 + [ D11 + 1) 1 It,, I v
v * [Dc •t• 1)' V, I x
0	 1,	 2	 1
21
x	 DAI WA x
[Al
	
A., )
A
vo	
1. - C.,,] x tj
Def J.11ing
v ,5	 q
T	
(
(11	 11.) v
1)(',	 WC, 21
A * DA	 D'Aj
11	 1)11 + D' B
0	 DO + D I C')
results In
x	 A X I I I V"
A	 A,,)	 )I.,) v l (I
A
d x
Using Lapla(^e Lransforms results hi
X(s)	 [8l	 A] - 1 11 v (S)
[S	 A	 [ 
(A :I	 A,)) X 1. (11;	 11	 v	 d	 (5-28)
v (s)	 + C, X, (s)0	 1	 2	 —
The state spooe model is derived from the two equationn allove, and I.'s
shown In F11", 9,14 1
To t1ex-No the timkil:l
 signal equiva'loat circult, it In first novenmary
to use tile, equation for ^o to substitute Isar ^r 0, 111 Wrill' ol V'() , in the
small signal oquzitiom,4 dosmtbotl ohovv. Sfinpllfving tlio four oquations
A
AJI(s)
- 27 -
4
9LI Ll
T
DNS
NP
/S
VO
el-
trig. 5.4. Buok-boost converter power SLall.e umall sil"llal stage sp4^Ce model.
W.
LOL
DD R Cl 
L s DD RCRL
L 
p	
RC
 
+ RL
R Cl T Ll N s R Cl IL s 
R 
C 
R 
11 
I(D - D') V Cl N s
V	 + --- + V
N	 L 
p
	 (RC
 
+ IY	 N 
p	 0
Fig. 5.5. Buck-boost converter power stage small signal equivalent Circuit.
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are obtained
i^v,f
 '^ ( ^` Cl	 ."i+^> L 
	
^h + L1 at
	(5-29)
	
RClN1)	
d
"Cl - L1,
dv N
Cl dC].	 1L1 ^ —;— `h - i 'h d	 ^5^30)
 ^^
c1v	 I)' N	 v
_	
N	 A
C {tIL _ LSS d^	 (' - 1,S ^^ cl	 (5-31)
1)
vqLSNSd4' - 1tC1NSn 
i^	
DR('INS A
	
(S-3l)N I,	 -	 d C	 NI,	 Ll	 ^,^,
1919DW ltCR NS
L	 ^^, I' L -(R + 1 ) ^J^ } 17'v0S	 S C 
RC1 ILlN S 	RC1^I{,'NS
	
N	 cl +	 I^	 - (I V^)
	
1'	 p
_ RCRL
NSc d (D -D)
	 Vel NS
LS (RC + PL )	 - N 	 d
Using a fictitious current i described by
L S I 
x N S 4'	 (5--33)
an equivalent circuit can be made tip that is described by the four
equations given above. This circuit will use the current i flowing
through LS and it is thus the smala. sigtjal uquivalent c ircuit for the
buck-boost converter, as shown in Fig. 5.5.
OF
is
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5.2 Buck converter small signal model derivation
The procedure used in deriving the small signal model for the buck
converter is exactly similar to that used for the buck-boost converter.
The buck converter is shown in Fig. 5.6.
During TON the switch S is on and the circuit is as shown in
Fig. 5.7.
The equations describing the circuit are
di Ll
	 (PIL, + I M)	 RCI	 Vi + - FIT I - ql- + _V!	 (5-34)dt	 Ll	 Ll	 L	 Ll	 Ll
di L	 R Cl i
	 iI',	 VE;l	 "LVC	 —	 (5-35)dt	 L LI	 L L + L	 L (R C +R L
dv Cl	 i Ll	 L	 (5-36)dt
	
Cl 	 GI
dv C	 RLII,	 v C	 (5-37)dt	 C(R C + RL)	 C(R C + RL)
RLRC 'L
	 RLVC
vo =—	 (5-38)
C % + 11 C
During TOFF , the switch S is off, and the circuit is shown in Fig. 5.8.
The equations describing the circuit are
di 
Ll	 (RL, + RC1) i	
V Cl + v,	 (5-39)dt	 Ll	 Ll	 Ll	 Ll
di 
L	 -R2i L	 R L v C
dt	 L	 L(RL + RC)	 (5-40)
dv Cl i Ll (5-41)
at Cl
P,	 L
	
to
	
Rc^
^z
'UCH .-^-- G 1
	
5.6. llucit converter power stage. 	 ORIGINAL PAOr 1,.3
OF POOR QUALITY
L 1	 L.1
Uo
.-- 
Kc. j iL	 Rc
PIL
	
T	 VCN= 	 +. C i
	
:_	 u
^-
Fib;. 5.7. Buck converter: power stage muck =.l clLiri 1g `!.'ON.
^RLta	 L l	 F"	 L	 n/o
	
111 V V '	
r -^^^^s
QL
'Vci	 G1	 C.
Jug. 5. g . Buek cuuve rter power st,180 1110C101 during, TU:L'I?'
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dv
rde
'VL	
v
M C{St^^ Rc)	 C(T
" `S RC)
(5-42)
RL Ri	 Rv,
^vQ ^.	
+ >?	
+	 ^
C	 C
( 5-0)
' RC ,R
R2 R R^ + R 	 + 1
C	 1L
(5-44)
f,
R1 CI__ RCl + R 	 + R
C 	
R 
L
(5-45)
The .following vectors are defined
U -
	 (v T1
jLx (5...!{C))
C3
v 
resulting In the .following stare 91),we or(uialcm
ON OFF}
x - A, x + B iij h A2 V' 	 B,)Ii ( 5-47)
y " Cl x y C2 h
where
-(RT, +RC1)	 RC1 -1 -^Ll	
Ll Ll 0
t	 '1 RCl	
-R.].
y1`L
L	 L L L (RC +RL)
3.	 1
Cl	 Cl 0 O
3 RL
C(RL+RC) Q
-1
C(RL+IBC)
f
r
F
7t
- ORIGINAL P;, ,',!E 0
QC FlfOR	 UYSLMf
_
("Ll +
"
Cl )	 -10
L	 l.l.
0
-it2 -Rh0	 0
L L (I1C + ^ L)
A2 . 1 (5-49)
Cl	 a	 o 0
L+
0	 C(	 R)	 0RI,	 C C(ItI. +R C)
Bi .
 
L1	 0	 0	 0 (5-50)
B 2 = 13 1 (5-51)
_	 RLC1 = 0 +It	 0	 R +L
^.	 C	 LC
(5-52)
C2 = C1 (5-53)
The state space averaged model over the entire period T is
x = [dAI + d * A2 ,x + [rIB I + d'B 2 1u (5-54)
y = [dC1 + d'C2]x
TONwhere	 d = duty cycle ratio =	 „ V
1 t)N
	 +	 10I^'F
d' 1 - d (5-55)
T TON + 11 UP
The state space averaged model is perturbed and linearized in exactly
the same way as for the buck-boost converter. The resulting small signal
linearized model. is
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0 - [DAB + D'A ]A + [DB	 + D'132	 1	 2N
*K [DA	 + D'A2 	
Do+ flm	 +	 B IV
 
1	 2	 1
+ [(Al - A 2 )A + 01 - 13 2 )v I Id (5-56)
VD
	
[DC 1 4- D'C 212;
A
X(I
V0	
(C
1 - 
C2 1	 + [DC, + D'CZ I ^
Defining
A	 DA 1 + D'A 2
B	 DB I + D'B 2 (5-57)
C	 Do	
+ D
, C
1	 2
results in
A	 A
I%XL + D v
+ [(Al
	
A 
2
	 (13 1 	B )v2	 1
VC)	 [ Cl - C 2 12(d
	 CX
Using Laplace transforms gives
A	
- 1, 11	 ^ (s)X(s) - [81 - A]	 v
+ [SI - Al -I
 HA	 +	 B 1 (5-59)
v	 C,	 3^000 (S) - 1 1
	
+ C ^
The state space model is derived from the above two equations and is
shown in Fig.	 5.9.
The procedure for deriving the small signal equivalent circuit is
exactly similar to the one used for the buck-boost ectiverter. The four
equations that result are
11
^Ll
	 L.1
I	 A
DD Rci	 V) Ck
OR101.14AL PAGE 15
nt%r%t) MILLITY
A
Fig. 5. 9. Buck converter power stage small signal state space model.
A
	
I ki
V	
V Cl	
D R 
CI 1 11	
it 
(A I III
f	 Fig. 5. 10. Buck converter power stage small signal equivalent circuit.f 
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LlV	 (RLI + RCI)I* l DR01
 iL + TA —
	 (5-60)dt
+ v Cl R Cl I L d
A
Dv Cl
  = (DR Cl + R z )1 11 - DR Cl i Ll + V 0
	
+ L dt	 (R 01 1 Ll - R Cl I L + V CI)d
A
dv Cl
	
A
Cl ­-	 dI-62)cf=-- w i - Di j+Ll	 1,	 L	 (5
AC Lqv 	 v0
	
dt = 1L	(5-63) RL
The small signal equivalent circuit is described by the four equations
above, as in the buck-boost converter, and Is shown J11 Fig. 5,10.
5,3 Boost converter 'Imodol &krivatiOn
The procedure used in deriving the small. signal model for tile boost
converter is exactly similar to that used for the buck-boost converter.
The boost converter is shown In Fig. Ii.11.
During TON, the switch S is on, and the resulting circuit is shown
in Fig. 5.12.
The equations describing the circuit are.,
di- (1k	 + R	 RLl	 CI)	 Cl	 Vi	 +	 i - . 2 11 4.	 (5-64)d 	 LI	 Ll TT L	 Ll Ll.
dv Cl	 i Ll	 iL	 (5-()5)dt	 El
di	 R	 (R + R	 vL	 Cl	 Cl	 z	 + Cldt
	 'L I	 L	 11 _14—	 (5-66)
dv	
_VC	 (5-67)dt	 C (R C + RL)
C L
'0 2*
	
	
(5-68)IR C + RL
36
&L1 L	 L
S
cl
Fig. 5.11. BOOOL converter power f,tage.
	
La	 L
RL
A/Z
VI:	 +7', +A),Gj
Fig. 5.12. Boost cotivorLov power sLage modul during TO N
'V0
L
L 4
iLl
+
A)CI	 cl
Fig. 5.13. Boost converter power stage model during TOFF,
pRl It
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During Torr the switch S in off and the resulting circuit in shown in
Fig.	 5.13•
The equations describing the circuit are
di LI	 -(RLI + RCI ) RCI	 *' C'	 T.
d 	 Ll i	
— i - — +
Ll	 Ll	 L	 Ll	 Ll (5-69)
dv C1	 i Ll	 IL
d t
	 C	 I (5-70)
di L	 R CI L !C-L—iL	 Ld Ll +(R C, + R	 Cx	 R	 + RL
(5 -71)
"LVC VrI
L(R C + +	 '-L
dvC
d	
C("L'L vC (5-72)t	 R	 + RL )C C(RC + WL
R A
v	 -1	 +0	 R C + % L
ItLvr.
R C + ItL (5-73)
The following vectors are defined
L1 (v
i
LX
[V 
0
(5-74)
v Cl
vC j
resulting in the following state space equations.
rs
TON Tor'
A x + B u k - Ag + B 2R (5-75)
y	 CIA
-y- = C22S
where
Al
58	 . ORIGINAL PAGE IS
OF POOR QUALITY
.^(%3 +
RC1) Rcl
-1
L7. L1 I1
Rcl "(Rcl + R^)
1
L L I, 0
(5-7G)
1
C1
-1
C7. 0 0
0 0 0 C(RC +xL)
A2
-(" L1 +RCI ) RC1	 -1	 0
L1	 Ll	 Ll
RC1	 -R1	 1	 -ItC
-L	 L	 T.	 L(RC+li
1	
• -1 	0	 0
c1.	 C7;
0	 L.^^...C`, C+lti)	 0	 C(RC+RG)
(5- 77)
RCI11
Rl	 RC1 + It2	 R  +R 11
B,	 0	 0	
O]T
R2 a R1
RI,c C 0	 0	 0 
RC +R 11
	
RLRC 
_..	 ^.C2	0 
RL 
+ RC	 0 Ito + %
(5-78)
(5-79)
(5-80)
(5-81)
(5-82)
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The state space averaged model over the entire period T is
[dA 
I 
+d'A 2 ]2^ + [dBl +VB2],ut	 (5-83)
y	 [dC +do
1	
c 
214
where
	
d - duty cycle ratio T ON
T +TOFF ON
do - I - d	 (5-84)
T - IC
ON 
+ TOFF
The state space averaged model is perturbed and linearized in exactly the
same way as for the buck-boost converter. The resulting small signal
linearized mode]. is
0 - A X + B V
T
X	 A x + B v
A
	
(5-85)
+ [(A
I 
A2	 + (B	 B 2 ) V 1 Id1
V 0	 C X	 (5 -86)
V0 
= [ C 1 _C 2 I X d + C x	 (5-87)
where	 A = DA I + DtA 2
B = DB I + DIB 2	 (5-88)
C = DC I + DIC 2
Using Laplace "ransforms gives
AX(s)	 [S1 - A]- 1 B V (s)
+ [ST -A]- 1 [(A1 - A2 )X + (B	 B )V	 (5-89)
A	 V
I .X A(.
0 (s)	 [C	 d	
+ qXL(
1 _ C 2
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The state space model is derived from tine above two equations and is
shown in Fig. 5.14.
The procedure for deriving the small signal equivalent circuit is
exactly similar to the one used for the bvek-boost converter. The four
equations that result are
Ll
	
L 
i	
(11 +R )i	 + R i	 v + v	 (5-90)
Ll	 Cl Ll	 Ci 11	 C1	 T
di
L
	L —d t	 R -7	 - (R 	 R I -- DD I	(5-91.)
cl-111	 Cl	 P. L	 R (11 +RL L
I
o%	
R 
C 
R 
J, 
R1 11 d (1) - 1)' )
+ v Cl - D'v 0 
+-
	
CI 
+ R L 
­
 + V d
A
Cl dv 
C
t
_ = i
Ll - iL
	
A	
(5-92)
	
A	 A
	dv	 v0
	
C LS
 at = D'i'L 71
- ' - I
L d	 (5-93)
L
The small signal equivalent circuit Is described by the four equations
,above as in the buck-boost converter, and Is shown in Fig. 5.15.
The power stage small signal models developed Include the input
filter state variables, whereas earlier models [2,4,5] 
had 
treated the
input filter only in terms of its output impedance and transfer function.
The models developed in this chapter are used to analyze and design a
feedforward loop that includes the input filter state variables.
a.
•.	 A	 '^ 1 .,
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i	 A
—1	 x C s^	 ^+/o ^sJ
,
CAI - A2) x
4+
 f
(CI "(2^
Fig.. 5.14. Boost converter power: stage small signal state space model,.
LI	 1^
	
V I
 
4(
	
IRC1 tin	 h?c
	
L	 II
iUt	 W	 Rl	 1
I
TZ^^TtIA
Tt	 1tQ	
Its"'+ IZI.
t
H R 1; T, (1) - 1)
V 1	 VO
 +	
IZ^, + R,1
s Fig. 5.15. Boost converter power stage small signal equivalent circuit.
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V1. ANALYSIS OF FEEDFOR14ARD LOOPS LEWMG TO A DESIGN OF
THE FBBDFOR14ARD LOOPS FOR A BUCK REGULATOR.
i
r
t
8
F.
rA,
E
a
y
.fi.
.	
I.
This chapter presents an nn4alysis thtaL leads to a design of the
feedforward loor q for a buck regulator. A small signal model that
includes the feedforward loops is developed; analysis of the model
leads to a design of the feedforward loops. The buck regulator is
treated in this chapter, but the analysis and design procedure would be
similar for the boost and the buck-boost converters.
6.1 Develo pment of a small. signal model that includes the feedforward
loops.
The small signal model to study the behavior of the feedforward
loops was developed in two steps - in the first step and output voltage
to duty cycle transfer function was developed, and in the second step
the above transfer function was used to develop a model that includes
the feedforward loops.
The small signal equivalent circuit model of the buck converter
described earlier was used to relate d(s) to v 0 (s), with the input vx(s)
set equal to zero. Fig. 6.1 shows the circuit used. Expressions for
il ls) and v2 (s) were written and used to relate a(s) to v^(s). The
cransfer function developed is -
V,0 (s)	 vo (RL — D 2z) (l +SCR) (6-1)
a (s)	 D D 27. (l + SCRL) +LCRb (,s 2 +nS + b)'
where
DWR +R +R C
a _ CR
	
C1 R
_
+	 L 	 (g_^)
-^ 4 -	
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^1ta
A(5 V1
 DD , R	 RI. SL	 AR Li	 VOW
x. +
gg
	 •y-^
9	 RC,	 •	
f^(s)	 RC
RL
^. t 5Cl	
SC
4	 ILd(5)	 t`b
Fig. 6.1. Small signal equivalent circuit of the buck conver ter power
stage with vi(s)	 0
i,
V (5)	 x1.1f)
	
..	
_
—'	 R	 X2 %11	 v^(al
A	 r	 ^l
E
(A-A?,X
d(s)	
C2
±	 f P f Of OPWARD
HjK—.
vx(s)-
6.2, Buck converter
 model with feedforward and feedback loons.
r
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I
I
I
Ii
2	 =	 (RLi + SLl) // (RC, + SCl) (6-4)
=	 output impedance of input filter
v 0(s)
= FP(s) where FP (s) is the output voltage to duty cycle
a(s>
transfer function. (6-5)
The state space model for the complete bunk converter including
the feedforward and feedback loops is shown in Fig. 6.2, where C2(s)
and C3 (s) are the gains of the feedforward loops. 	 The design of the
feedforward consists of choosing appropriate gain expressions.
To examine the behavior of the foedforward loops v (s) is set equal to 0 and
IV(s) is related to vC (s).	 Frl is the transfer.	 function of the pulse
modulator.
F,,1(s) = (2R4C1/n)(1/M)	 as developed in (6).
The equations needed are
[V (s) + C 3 (s)i ^ 	 (s) + C 2 09)v ^ 	( s)IFM = d(s) (6-6)
FP(s) a (S) = V^  (S ) (6-7)
where it is :assumed	 that the foodforwaard s1gival mode available to the
pulse modulator 1s C3 (s)i^	 (8) + C (5)v ' 	(s) and Fl,(s)	 Is the output
voltage to duty cycle transfer Nne,tion devol_oped above.
Using the equation
'(SS - A) X^
	 = (Al - A2 )Xd (s) 46-8)
it is possible to relate 1 M. (s) and vC1 (s) Lo cl(s),
The result is
C3 (S)iLl (S) + C 2 (S)vCl. (s) = FF (s)d(s) (6-9)
where
xS
p.
1
K
F
ORIGINAL
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vgt [(1+SCRL) (SL+RL )+RL) ( C 3 ( S)+SC ERClC3 (S)-C 2 ( S)SLl-C 2 ( S)RL1 1 }
FF (s) ^	 2
ltL [al (s)bl (s) + n (1+ SCRL)(SLI+R11)l (6-1q)
and	 a1(s) - RL (S 2LC + SCR  + SCR  + 1) + SL	 (6-11)
bl (s) - S 2Licl + SCI(RC,+RLl) + l 	 (6-12)
substitution gives the following
[vX(s) + FF ( s) d (s)) FM 	d(s)
v (s)FM = d(s)[l - pF (s)FM ]	 ( 6-13)
v^(s)
= FP(S) [1-F V (s)F
v (S) = 1 - F (s)FM	 (6-14)
The small signal model developed, equation (6-14), includes the effect
of the ieed£orward loops as is seen clearly in (6--10).
It is easier to analyze the effect of feedforward if the following
assumption is made -
RCl = 0	 (6-15)
This Js not an unrealistic assumption since the FSR of the input filter
capacitor can be assumed negligibly small compared with the other
resistances. Assumption (6-15) lends to the following simplified
expressions	
V0 (1^' - D2Z ) (1 + SCR C)
Fp (S) _	 (6-16)
D2 (1 + SCRL)(SL1 + RLI)
l
SLI + RLl
Z	
= b (S)	
Output impedance of input filter (6-17)
--46-
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a I (s) - RL (S 2LC + SCR  + SCR  + 1) + SL	 (6-18)
u1(s) . S 2L1C1 + $CIRL1 + 1	 (6-19)
Substitution of (6-16), (6-17), ( 6-15) and (6-19) into (6-14) leads to
the following s^tnplified small signal model -
v (s)
	 v x u (s) (R	 D 2Z) (l + SCR ,)lt
M	 , 	 L '	 { L	 (6-20)
V, (s)	 nNl(s)
,where
r	 Nl (s) = RL [ { al ( s) h l (s) + A 2 0 + SC:RL ) (SIA +RL1) )
x
VprrtC {(I+SCRL)(SL+RL) + 111)1C. 3 (s) _ C2(s)RL1-C4(s)SLl )l
(6-21)
The simplified small signal modal of oquation (0-20) and (6-21) reveals,
using; equation (6--17), that the output impc^danec o the Input filter
2(s)	 affects Moth the numerator and denominator of the simplified
model.. In equation ( 6-21) the gains of the feedforward loops are C 2 (S)
and C3 (s) and it 18, seWn that if app)-0pr.taLQ Vain expressions are Chosen
such that the numberator and denominator terms containing Z(s) Ill
(6-20) are cancelled, then the addition of feedforward effectively
results in eliminating the peaking Offoct of /,(s) can the 1001)
and phase.
6.2 Design of the feedforward I(
The design of the feedforward loops thus reduces to choosing
appropriateW gain expressions for the pnin blocks in they feedforward loops.
It is seen that ohoosing
f	 C3(s)	 0	 (6-22)
r
t
S
and
„p2
C 2 (s) - V 
0 T^M
(6-23)
U, a 
^OOR QtjAILITI
6
s
,
k'
!i
g
3
leads to
v0 (s)	 °oFMbl (s) (i - b`z) (1 +SCi?C)lth
vx(s1	 DaI(s)b1(s) ( RL -D2 Z)
Simplifying leads to
v0 (s)	 V 0EMRL (I +SCRC)
vx(s)	 Dal(s)	
(6_25)
Equation (6-25) reveals that for the case of a buck regulator operating
in the continuous conduction mode, only one feedforward loop is necessary
and that the gain of the feedf'orward loop is a const^nt. The peaking
effect of the output impedance of the input filter Z(s) is completely
eliminated as is evident from a comparison of equations (6-25) and (6-20).
The transfer function of equation (6-25) is exactly the nne obtained if
there is no :input fil.tez in tho power '3t.IIYC'; thin; L110 affect of t1w
input filter is completely eliminated.
E^
'i
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PROPOSED FEEDFORWARD LOOP DESIGN
The proposed feedforward loop design is to be implemented for
constant volt-see control. As developed in the: 1USt Section, the
teedforward loop need only sense the input filter capacitor voltage
and the gain of the feedforward circuit is
-D2
C (s) -2	 V 0 F M
With constant volt-sec control the product of input voltage and the
on time of the converter is constant. The gain of the feedforward
circuit will therefore be a constant.
Substituting for F, from [2] and for D leads to
C (s)	
_V 0 n TON
2	
2V I R 4 
C 
I
0
or	 C 2 (s) - ,	 22V I NY
where M- V I TON is constant.
and V O = output voltage
V, = input voltage
R 4' C I = control circuit parameters
n = turns ratio of the inductor eurrenL sensing transformer
- 48 -
(7-1)
(7-2)
(7-3)
27µI
p----i
INPUT
FILTER
	
5 tkA
CAPACITATOR
V0LTAGE
G; si
4Fka	 "s 4ik
E kuM INTEIAIATOR
IN FEEfiW;X I, ,tyF3
I4kil
I I k S`2
TQ
PULSE
MCCJLATOR
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Fig. 7. 1. Feedtorward circuit for a bwk converter with constant input
voltage,
50 -
As an example a feedforward circuit Is designed for the following values:
V 0 
0 20 V
V, M 30 V
n - 0.65
R4 * 40.7 KR
O1 '
	
5600 pf
M 0.88 X 10-3 V-80C
The gain of the feedfurward loop is calculate(! as (,, 2 W " -0.03.
Figure 7.1 is a possiblo Imp] cmenLilt foil or Lho rovcirorwtird gain.
The input to the circuit ;Ls the input filter capacitor voltage
and a series capacitor of 27 pF Is necessary to filter out the
de component of the capacitor voltage, The gain t)r 0.03 is
implemented by the potential divider made up of the 5.1 KW and
164 Q resistances, The input voltage to Lite CireUiL Is multiplied
by the gain and then subtracted from the feedback signal generated
at the output of the integrator in the foodimok loop,
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VIII, CONCLUSIONS AND FUTURE WORK
In switching reguIntors the peaking of the output impedance
of the input filter interacts with the regulator control loop, and
this in turn could result in degradation of regulator performances
and possible loop instability. Ali approach based on pole-zero can-
cellation is proposed to mlLlgaLu Lhene detrimental effecLs. It is
shown analytically that a feedforward loop can be designed that
eliminates the peaking effect of tile output: Impedance.
The design of tile proposed feedforward loop for a buck regulator
proceeded in three steps. First the small signal model of a buck
regulator power stage with continuous inductor current operation is
derived. Similar small signal models for 
the boost and buck-boost
regulator power stages are also derived, These models preserve the
original properties of the Input-filLer/ouLptIL filler state variables.
The next step is to develop a small signal model for the buck
regulator including the feedforward and 1"ovdhavk loops; this J..q done
using the power stage models derived oarlier. The model Jnaludes the
effect of feodforward loops and is examined next to see if pole-zero
cancellation to control. the peaking effect of the input f1ltQr Output
impedance is possible. It is ohvwn in this report that ,A simple choice
of feedfvrward loop gains results in complete cancellation of the
peaking effect. The transfer function obtained with feedforward
compensation is exactly the one that would be obtained if there is no
input filter used; thus the feedforward results in cancelling the
ORIGINAL PACE is	 -
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interaction between the output impedance of the input filter and
the regulator control loop, A possible implementation of the proposed
feedforward is presentpd.
Future work will involve ImplemenLaLlon of the propoHed fetWorward
compensation and measurement of the open loop gain 'and phase of the
buck reguIator to confirm L11C analyLival predictlon. and design. The
closed loop ljipUt-to-output transfer function will also be examined
to cheek the effect of feedforward oil audiol;uscoptibIlity.
The Implomenation of input filLer cumpensaLlull scheme is
currently under invL^stijyation under NASA contract NAS 3-220 by
investigators Fred C. Lee and S. S. Kellcar. of Virginia Polytechnic
Institute and State University.
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